On-Silicon Testbench to Validate Soft Logic Cell Libraries
نویسندگان
چکیده
This work proposes a validation methodology to siliconprove a set of logic cells generated by software. It also presents an approach for the automatic design of testbenches to validate the cells in the set.
منابع مشابه
Monte Carlo Simulation of Radiation effects in protection layers of logical cell of the digital gate in the FPGA for electron and proton rays Using the FLUKA Code
In this paper, radiation effects in protection layers of logical cell of the digital gate in the FPGA for electron and proton rays was simulated Using the FLUKA Code. by using of the Monte Carlo simulation, the electron and proton transport into the logical cell of the digital gate in the FPGA will be studied. In this simulation, the maximum energy of the electrons and protons at the entrance o...
متن کاملSoft Error Mitigation Schemes for High Performance and Aggressive Designs
In this paper, we address the issue of soft errors in random logic and develop solutions that provide fault tolerance capabilities without logic duplication. First, we present a circuit level soft error mitigation technique which allows systems to operate without the performance overhead of soft error detection and correction circuitry. This is achieved by sampling data using our Soft Error Mit...
متن کاملIdentification and Prioritization of the State-of-the-Art Technologies in the Management of Iranian Public Libraries
Purpose: State-of-the-art technology refers to the best and latest technological advancement possible at a particular time. Today, public libraries play a key role in the various cultural and social spheres of society. Although various technologies can help to fulfill the basic roles of public libraries correctly and completely, their application in the context of these libraries undoubtedly fa...
متن کاملSoftware Reliability Estimation through Reducing Cost Using Faults Tolerance Technique in Design Phase
Information Communication technologies are coming up to the decisive limits of silicon in terms of conduit width, power supply and speed. By moving towards these limits, circuits are becoming increasingly receptive to noise, which will result on intolerable rates of soft-errors. Furthermore, imperfection behavior is becoming increasingly complex resulting on increasing number of timing faults t...
متن کاملCircuit Design for Testing Standard Cell Libraries
This work presents the design methodology and the architecture of simple, efficient and easy-to-use test circuits for evaluating and validating any set of library cells (combinational and sequential logic gates), both in the design environment and for on silicon prototyping. Evaluation and validation are accomplished considering functionality, performance, power consumption and impact in operat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008